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CONTRACT OBJECTIVES AND GENERAL APPRQACH 
The contract objectives have remained the same as those 
outlined in previous reports, as has the general approach. 
I _ _ ^ _ y -  _. - "I .- -- 
fl _- However, --- ---ec_ furthe 1design work on the interconnection Tr- pa 
has shown that it is not possible to perform all the required 
connections without using .0005 inch lines in some places. 
While this can be done with our existing techniques, it was 
felt that the increased resistance in the lines, particularly 
the ground, and decrease in reliability was not at all 
advisable. 
A redesign of the basic logic element layout was done to: 
1. increase the number of crossover tubs, 
2 .  optimize the shape and location of the existing ones 
for the connections required. 
Utilizing the new design, a much more satisfactory layout has 
been designed but has not been finalized at this writing. 
feasibility of the NPN portion of the output switches has 
been proven, with satisfactory devices fabricated and tested. 
The 
The PNP portion has been designed. Finally, the package 
design has been completed and a subcontract let for procul;ement. 
/ec/rM/T 
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A change of project management has been effected 
f r o m  C .  F. Inniss to  D.  A. Deardorf, who has been associated 
with the project for th past several months. 
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PROJECT BREAKDOW?Y 
There has been a change in the PERT type diagram 
necessitated by the redesign of the logic elements for 
interconnection reasons. This chart is shown in Figure 1, 
effective February 1, 1963. Figure 2 is the tabulation of 
path lengths from this PERT diagram. The longest path 
length is now 60 weeks for the above mentioned reasons. This 
represents an eight week over-ride from original target 
completion date. 
this time. 
Every effort is being made to decrease 
The tasks will be discussed in the following order: 
(a) Interconnect pattern design 
(b) Output switch design 
(c) Packaging design 
(d) Partial system fabrication 
(e) Overall system and fabrication. 
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INTERCONNECT PATTERN DESIGN 
A g r e a t  dea l  of e f f o r t  has been expended on t h i s  task .  
A complete layout  with t h e  "microstroke" elements was made. 
This included t h e  f i v e  binary counter s t ages  and the  three 
phase generator ,  a l l  properly connected t o  perform t h i s  
f i nc t ion .  However, t o  do t h i s ,  it was ncessary t o  use ,0005 
inch w i d e  l i n e s  i n  several  places  with ,0005 inch spacings,  
This can be done with our cur ren t  photo masking techniques,  
bu t  working t o  such tolerances over a l a rge  a rea  i s  extremely 
d i f f i c u l t .  Shown i n  Figure 3 is  a drawing of a s i n g l e  binary 
counter layout. Figure 4 presents t h e  a r r ay  of f i v e  a t  a 
reduced sca le .  Masks w e r e  made and test  evaporations 
performed. Resolution was good, but  t o l e rances  w e r e  very 
c lose ,  Resistance measurements v a r i f i e d  the ca l cu la t ions  
which showed marginal operation would r e s u l t  due t o  vol tages  
developed i n  t h e  aluminum ground r e tu rn .  Thus,exhausting a l l  
poss ib l e  approaches s h o r t  of a basic redesign of t h e  layout ,  
it was undertaken. 
For r e l i a b i l i t y  reasons, a s  discussed above, redesign of 
t h e  b a s i c  l og ic  element layout was undertaken. The drawing 
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in Figure 5 shows a typical layout without interconnections. 
The asymnetry of the unit results from a four unit arrays 
to easy connection problems without extending the area per 
device any more than necessary. The number of crossover tubs 
was increased and their shapes optimized for this extensive 
system. Work on completing the interconnection pattern 
design followed immediately and has since shown that the 
complete system layout can be accomplished with no line or 
spacing less than ,001 of an inch and with a ground line width 
of as large as .003".in some areas. This final drawing is in 
preparation at this writing. 
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FIG. 3 
SINGLE 6INARY COUNTER 
1 
*FIG. 4 

OUTPUT SWITCH DESIGN 
The BlpN portion of the output switch was fabricated in 
the manner shown in the previous quarterly report. Typical 
parameters are shown below. 
68 Volts 
30 
V~~~ = 
h~~ = 
OUTPUT 
RLoad = 5K 
= 100 millivolts at IB = 1.6 ma, 
IC = 0 VOffset 
85 Volts "CBO = 
VIsolation = 110 Volts 
Samples of these devices were tested functionally under environ- 
mental conditions of -55OC to + 100°C. Rise and fall times of 
less than 5 micro seconds were maintained over the complete 
range. The offset voltage was less than 200 millivolts under 
all conditions. A breadboard of the PNP portion with a 
simulated load was used for the tests as shown in Figure 6. 
The devices discussed were of a large geometry variety because 
masks were available at no cost. Subsequently, masks of the 
final design w e r e obtained and runs are in process. 
, 
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Design of the PNP has been completed. A dia- 
gram of the layout is shown i n  Figure 7, The length 
to width r a t i o  i s  purposely large to  better accommodate 
the packaging. Photo reduction i s  now i n  process, 
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PACKAGE DESIGN 
Design of the package has  been completed, and a sub- 
c o n t r a c t  l e t  t o  Eitel-McCullough for  t h e  f a b r i c a t i o n  of 
100 pieces, The package i s  made w i t h  copper f langes  and 
w i l l  be cold w e l d e d .  Pins  a r e  n i c k e l  brazed through the 
high alumina ceramic base. 
A moly-manganese meta l iza t ion  covers the a rea  between 
the p ins ,  which, when gold p l a t ed ,  provides direct mounting 
of the dice. This manufacturer i s  c u r r e n t l y  supplying 
such s u b s t r a t e s  t o  power t r a n s i s t o r  manufacturers for 
mounting even l a r g e r  dice than th i s  c o n t r a c t  requi res .  I n  
order t o  prove f u r t h e r  that no thermal matching ma te r i a l  
i s  required,  tests w i l l  be performed prior t o  completion 
of the package so t h a t  a tungsten s u b s t r a t e  could be in- 
corporated i f  needed. F igure  8 is  a drawing of the 
header and l i d .  
Referr ing t o  Figure 8, the p i n  loca t ions  w i l l  be as 
follows: clockwise f r o m  the  top, s t a r t i n g  f r o m  the blank 
pin: (1) 38.4KC input ,  (2)  6 V o l t  supply, (3) ground, 
(4) no t  used, (5) no t  used, ( 6 )  2.4KC output ,  (7) 
52 vol t s  supply, (81, (91, (10) three phase outputs ,  
(11) n o t  used. Unless a f u r t h e r  improvement i n  the 
layout  can be made, th is  w i l l  be the f i n a l  configurat ion.  
Study of a means of grounding the base  independently 
for improving the noise  immunity of the system i s  being 
inves t iga ted .  
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d 
Y u 
PARTIAL SYSTEM FABRICATION 
As reported previously, binary counters have been 
made on a s ingle  substrate. Further extension of t h i s  task 
has been delayed u n t i l  revised interconnect masks are 
avai lable-  
t 
OVERALL SYSTEM FABRICATION 
Overall system fabrication w i l l  commence upon completion 
of the layout. 
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